,

Generating Hardware Assertion Checkers

For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring

Specificaties
Gebonden, 280 blz. | Engels
Springer Netherlands | 2008e druk, 2008
ISBN13: 9781402085857
Rubricering
Springer Netherlands 2008e druk, 2008 9781402085857
€ 120,99
Levertijd ongeveer 9 werkdagen
Gratis verzonden

Samenvatting

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.

This is the first book that presents an “under-the-hood” view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.

Specificaties

ISBN13:9781402085857
Taal:Engels
Bindwijze:gebonden
Aantal pagina's:280
Uitgever:Springer Netherlands
Druk:2008

Inhoudsopgave

Assertions and the Verification Landscape.- Basic Techniques Behind Assertion Checkers.- PSL and SVA Assertion Languages.- Automata for Assertion Checkers.- Construction of PSL Assertion Checkers.- Enhanced Features and Uses of PSL Checkers.- Evaluating and Verifying PSL Assertion Checkers.- Checkers for SystemVerilog Assertions.- Conclusions and Future Work.
€ 120,99
Levertijd ongeveer 9 werkdagen
Gratis verzonden

Rubrieken

    Personen

      Trefwoorden

        Generating Hardware Assertion Checkers